Introduction
With growing complexity of integrated circuits and systems, the cost of testing has become ever more significant.
BIST (Built-In Self Test) is increasingly being applied as an effective means to reduce the cost of testing [1] .
The main components of a BIST scheme are Test Pattern Generator (TPG), which produces the test patterns applied to the circuit under test (CUT), and output response analyzer (ORA), which compacts the response of the CUT to a single pattern called signature and compares it with the signature of the fault-free circuit [2] . Usually for any successful BIST scheme, complete fault coverage (FC), minimal test application time, area overhead, and test data storage as well as minimal performance degradation and at-speed testing should be taken into consideration.
In BIST scheme, linear feedback shifter register (LFSR) is commonly used as a TPG because LFSR can generate sequences with good random property with little area overhead. The main objective that has to be satisfied in classical BIST is to get the highest fault coverage with the shortest test sequence length. However, in circuits with random pattern resistant faults, high fault coverage cannot be achieved with an acceptable test length [3] . In this case reseeding is a technique that has been proposed to solve this problem.
In [4] a test-per-clock scheme based on a modified design of an LSSD-based LFSR is described. The proposed scheme is capable of changing seeds by applying a pair of clock pulses at the time of change. The seeds cannot be predetermined, they are randomly selected and they have the property of being uniformly distributed over the entire LFSR pattern space. In [5] a test-per-scan technique is presented where an LFSR is used to generate pseudorandom and deterministic patterns that are encoded as seeds. In [6] a scheme using a shift register driven by an LFSR (LFSR/SR) is proposed. And recently, a test-per-clock technique is presented in [7] that, based on Genetic Algorithms, computes the initial values for several general functional modules and LFSRs, so that they are able to produce test patterns with complete fault coverage.
However all of these techniques suffer from the same problem. In the case of circuits with many random pattern resistant faults, a large number of seeds must be used, and then the overall area overhead may be very large. At last conclusions are given in section 5.
Proposed Structure
The proposed TPG structure is presented in Fig. 1 Due to the fact that, for each LFSR, the corresponding transition matrix can be used to represent the behavior of the LFSR, therefore we can implement the transition logic in our proposed TPG by altering the structure of SDC-LFSR.
In this case, the corresponding transition matrix is of 
Where matrix is the column vector of B, which can be expressed following:
Where is the end vector of the i th group, while is the first vector of the next group. Therefore according to Equation (2), we can work out the transition matrix T, and make the LFSR turn from the current group to the next group at ease. A solution for will satisfy the following equation: In the following section, we will discuss how to select the test groups and reseeding.
Reseeding Algorithm
In the test sequence produced by LFSR, not all the test vectors contribute to the fault coverage. So in order to remove the non-detecting vectors from the test sequence, we group the test vectors into several groups, and then in each group it is comprised of successive vectors produced by LFSR.
Obviously, it is impossible to seek the optimum groups in all possible cases for computational complexity, however because that annealing algorithm can seek the global optimization, the simulated annealing algorithm is applied in this paper.
Supposed that the number of detecting vectors, which is contributive to the fault coverage, is n, the optimum groups of n detecting vectors are sought based on the following algorithm. By selecting different number of detecting vectors, the optimum solution of number of vectors and groups can be achieved while the required fault coverage is guaranteed.
(1) Configurations:
, are k possible groups of n detecting vectors. 
Experimental Results
In order to evaluate the effectiveness of the proposed TPG structure, we performed the simulations on ISCAS '85 and the combinational part of ISCAS'89 benchmarks circuits.
In Tables 1 and 2 we compare the proposed method against the methods presented in [7] and [9] . Among the results given in Table 1 , a dash (-) in the comparison tables means that no results has been provided by the authors of the referenced paper for the corresponding circuit. Also because there is not enough information in [7] , therefore the area overhead of the control logic cannot be calculated, and is represented with letter 'N' in Table 2 .
In Table 1 we compare the three techniques with respect to the number of seeds and test vectors they require for fully testing of the CUT. From Table 1 we can see that, in the majority of cases, the proposed technique requires less seeds and shorter test sequences than those of [7] and [9] , which is because of the efficiency of the simulated annealing algorithm.
The area overhead comparisons are given in Table 2 . Here we do not consider the cost of modifying a register to a shift register and the hardware overhead is given in terms of gate equivalents, assuming that 1 gate equivalent corresponds to a 2-input NAND gate and each memory cell of a ROM equivalent to 0.25 gate. From Fig. 1 , we can observe that compared with normal LFSR, the proposed TPG is only added some multiplexers and XOR gates, so its area overhead is little. Twisted-ring Counters [9] LFSR-based TPG of [7] Circuits Twisted-ring
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